Exploiting Narrow Values for Soft Error Tolerance
نویسندگان
چکیده
منابع مشابه
Exploiting Soft Computing for Increased Fault Tolerance
Traditionally, fault tolerance researchers have made very strict assumptions about program correctness. Such strict notions of correctness are appropriate for workloads that are numerically oriented. However, a growing number of important workloads produce results that have a higher (often qualitative) user-level interpretation. We call these soft computations. Examples of soft computations inc...
متن کاملExploiting Slack for Low Overhead Soft Error Reliability
Designing low overhead mechanisms for improving soft error reliability will be a key requirement at future technologies. The slack of an instruction is the number of cycles it can be delayed without extending the execution time. We make the observation that while the slack cycles do not affect execution time, they add to the total number of program cycles vulnerable to soft errors. In this pape...
متن کاملHeterogeneous-Reliability Memory: Exploiting Application-Level Memory Error Tolerance
Recent studies estimate that server cost contributes to as much as 57% of the total cost of ownership (TCO) of a datacenter [1]. One key contributor to this high server cost is the procurement of memory devices such as DRAMs, especially for data-intensive datacenter cloud applications that need low latency (such as web search, in-memory caching, and graph traversal). Such memory devices, howeve...
متن کاملExploiting Narrow Values for Energy Efficiency in the Register Files of Superscalar Microprocessors
Register file is a hot spot in contemporary microprocessors. As the number of instructions present in the processor at a given time increases, the size of the register file increases and it becomes a more important source of power dissipation inside the processor. Therefore it is important to pursue techniques that reduce the energy dissipation of register files. In this paper we present a tech...
متن کاملAn Error Correction Scheme through Time Redundancy for Enhancing Persistent Soft-Error Tolerance of CGRAs
Time redundancy is sometimes an only option for enhancing circuit reliability when the circuit area is severely restricted. In this paper, a time-redundant error-correction scheme, which is particularly suitable for coarse-grained reconfigurable arrays (CGRAs), is proposed. It judges the correctness of the executions by comparing the results of two identical runs. Once a mismatch is found, the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Computer Architecture Letters
سال: 2006
ISSN: 1556-6056
DOI: 10.1109/l-ca.2006.12